От: seamless_info@mentorg.com
Отправлено: 3 февраля 2005 г. 0:37
Кому: Michael Dolinsky
Тема: SoC Design and Co-Verification eNews
Seamless


Hello Michael

As you requested, following is your SoC Design and Co-Verification News Update featuring Platform Express™ for platform-based design, Seamless® and Seamless FPGA for hardware/software co-verification.




IN THIS ISSUE:


Multimedia Demo
Mentor Graphics Seamless FPGA delivers co-verification for Xilinx FPGAs with PowerPC processors, combining comprehensive hardware and software debug and analysis within an optimal iteration cycle.

During this demonstration, we'll show the following:
  • Simplification of the embedded processor verification flow
  • Importation of designs from Xilinx Processor Studio to Seamless FPGA
  • Verification: accelerating the simulation process
  • Performance profiling and analysis
Watch this multimedia demo today.
 
Technical Publications
Check out the entire archive of technical papers available.
 
Partner Highlight: Freescale
Freescale's PowerQUICC integrated communications processors continue to evolve through software internetworking leadership with extensive multi-protocol support. In June 2004, Freescale unveiled the MPC854x family with advanced features that specifically address the enterprise networking, telecom transmission and switching, 3G wireless infrastructure, storage and high-end imaging markets.

Freescale provides unprecedented levels of hardware and software debugging support and an extensive suite of development tools, including co-simulation environments from Mentor Graphics on the latest PowerQUICC devices.
Find out more.
 
Live Events

»  Tradeshows

   
  • DVCon 2005
    February 14-16, 2005
    San Jose, CA

    ModelSim and O-In: The Power of Integrated Verification
    Mentor Graphics is the industry's functional verification leader, providing best-in-class technologies and methodologies based on industry standards. Visit us at booth #204 for a demo of the newest features from ModelSim and 0-In.
   
   
   
   
  • EDA Tech Forum
    March 16, 2005
    Long Beach, CA

    Learn about the latest technology trends and challenges facing the EDA community. Find out more and register today!
   
  • User2User 2005 Registration Now Open!
    April 27-29, 2005
    Santa Clara, CA

    Attend User2User 2005, Mentor Graphics International User Group Conference. Save with the Early Bird price of $500 until March 16th!

    Special highlights at this year's conference:
    • Over 170 technical presentations
    • Pre-conference workshops
    • Burt Rutan, aviation pioneer and designer of SpaceshipOne, the world's first private manned spacecraft and winner of the $10 million Ansari X Prize
    • Special presentation by the MythBusters of Discovery Channel

    Visit us for more information and registration.
»  Seminars

   
   
Archived Web Seminars
View entire online seminar archive
 
  Feedback
We would appreciate any feedback you have regarding this newsletter's content.
 
Return to Top
 



Best Regards,

Mentor Graphics Corporation
SoC Design and Verification Division
http://www.mentor.com/products/fv/hwsw_coverification/index.cfm



If you do not wish to receive future SoC Design and Co-Verification News updates,
update your subscription or reply to this email message with
"Optout dolinsky@gsu.by" in the subject.

Mentor Graphics 8005 SW Boeckman Road Wilsonville, OR, 97070, USA
800-547-3000 or 503-685-8000

Copyright© 2002 Mentor Graphics Corporation.
Mentor Graphics, Seamless, ModelSim and XRAY are registered trademarks of Mentor Graphics Corporation. C-Bridge and Platform Express are trademarks of Mentor Graphics Corporation. All other trademarks mentioned in this document are trademarks of their respective owners.